[1]
H. Ramaprasad, S. Yates, and M. Sridhar, “Activity 2: Process Memory Layout”, PAC, vol. 3, no. 2, Aug. 2022.