Ramaprasad, H., S. Yates, and M. Sridhar. “Activity 2: Process Memory Layout”. POGIL Activity Clearinghouse, vol. 3, no. 2, Aug. 2022, https://pac.pogil.org/index.php/pac/article/view/251.